Uploaded image for project: 'JDK'
  1. JDK
  2. JDK-6787645

CRL validation code should permit some clock skew when checking validity of CRLs

    Details

    • Subcomponent:
    • Resolved In Build:
      b03
    • CPU:
      sparc
    • OS:
      solaris_10

      Backports

        Description

        The CRL validation code should permit some clock skew when checking the validity
        of CRLs. Currently, the system clock and the CRL server's clock have to be exactly synchronized or the validity check may fail if the system's clock is skewed such that it
        is either before the CRL's this update field or after the CRL's next update field.

          Attachments

            Issue Links

              Activity

                People

                • Assignee:
                  mullan Sean Mullan
                  Reporter:
                  mullan Sean Mullan
                • Votes:
                  0 Vote for this issue
                  Watchers:
                  1 Start watching this issue

                  Dates

                  • Created:
                    Updated:
                    Resolved:
                    Imported:
                    Indexed: